欢迎光临科通芯城!

厂商介绍

Cadence

  • 成立时间1988
  • 总部位于美国加州圣何塞
  • 现拥有员工约4800
  • 股票代码CDNS(纳斯达克),市值31.7亿美元

一、我们提供以下主打产品系列

  • Allegro PCB
  • OrCAD PCB

二、你知道吗?

  • 全球知名半导体与电子系统公司均将Cadence软件作为其设计标准
  • 自1991年以来,Cadence已连续在国际EDA市场中销售业绩稳居第一

三、应用领域

  • 服务于全球2万亿电子市场,包括超过3000亿的半导体市场

产品列表

型号
产品描述
RoHS
文档
 
设计规则检测与版图和逻辑设计一致性检测,为SoC设计提供高良率的定制IP。
根据真实光刻轮廓线来抽取器件和连线的电气参数。分析并且修复由于系统性变量产生的时序和漏电流热点。
识别并修正光刻图形的热点。使用基于模型的技术快速并且准确地预测芯片的光刻轮廓,改进参数良率和芯片性能。
在一种解决方案中提供从前端到后端设计,实现并且签收的整个流程。加快设计规则检测和版图与逻辑设计一致性验证的周期。
快速并且准确的对整个芯片进行抽取和分析。加速时序收敛并实现高质量的芯片。
Delivers verified methodologies packaged in a system-to-tapeout RFIC design flow, demonstrated on a segment representative design.
Delivers scalable performance and capacity at full Spectre-level accuracy across a broad range of complex analog, RF, and mixed-signal blocks and subsystems.
Provides an advanced mixed-signal simulation solution for design and verification of analog, RF, memory, and mixed-signal SoCs.
Provides a comprehensive array of capabilities for electrical and statistical analysis, verification, and optimization of analog/mixed-signal designs, including the interfaces to many industry-standard simulators.
Offers rapid physical layout migration, including support for complex design rules at advanced nodes.
Provides the complete physical layout environment of the industry-standard Virtuoso custom design platform, a comprehensive solution for front-to-back custom-analog, digital, RF, and mixed-signal design.
Enables comprehensive design and verification by linking the industry’s leading simulation engines for seamless simulation throughout the design cycle.
Provides a complete design and constraint composition environment for front-to-back analog, custom-digital, RF, and mixed-signal designs.
Delivers a fast, SPICE-accurate simulator for challenging analog, RF, and mixed-signal circuit simulation and device characterization.
top 科通云助手