欢迎光临科通芯城!

科通芯城,IC及其他电子元器件交易型电商平台100%正品保证!

Cadence InCyte Chip Estimator

Cadence InCyte Chip Estimator

  • 品牌:Cadence
  • 包装:--
  • 无铅情况/ROHS: --
  • 经营商:科通芯城自营
  • 描述:Enables accurate estimation of IC size, power consumption, leakage, performance achievability, and cost.? Provides an architectural exploration environment where users can quantify and compare a vast number of chip implementation options to balance techni
  • 封装:--
  • 类别:逻辑设计



Decisions made during the architectural planning stages of the design cycle largely determine the chip’s resulting size, power consumption, performance, and cost. It’s during these early stages that design teams can realize the biggest benefits by considering and quantifying a variety of architectural options.

Cadence® InCyte Chip Estimator provides a cockpit-style environment with integrated estimation models for common foundries and IP providers, enabling rapid what-if analysis across the design solution space. Whether design teams are looking at size, power, and performance tradeoffs, low-power planning, economic analysis, or simply IC design feasibility, InCyte Chip Estimator provides an intuitive, easy-to-use environment where users don’t have to be IC design experts to achieve accurate results. And with its strong connection to IC implementation technologies (such as the ), InCyte Chip Estimator allows users to export their design intent downstream and ultimately converge on size, power, performance, and cost expectations in final silicon.

Features/Benefits
  • Accurately estimates IC size, power, leakage, performance, and cost
  • Enables rapid what-if analysis across design architecture, IP, and manufacturing process options to optimize design specifications
  • Achieves die size and power reductions through architectural exploration
  • Generates complete IC economic analysis and budgetary quotes
  • Intuitive user interface makes it easy to use in engineering, marketing, field, and management organizations
  • Fast, accurate, and simple-to-use environment helps any user achieve optimal results without being an IC design expert
  • Includes an integrated catalog of thousands of analog, mixed-signal, and digital IP components from more than 185 suppliers through ChipEstimate.com
  • Supports estimations specific to leading foundry manufacturing processes
  • Enables pre-RTL power estimation, low-power planning, and CPF authoring and exploration
  • Assesses performance achievability in specific manufacturing processes with specific IP components

Technical Paper
序号 PDF 描述
1 Analyzing Die Size, Power and Cost Tradeoffs Between Different Cell Libraries for Mobile Application Analyzing Die Size, Power and Cost Tradeoffs Between Different Cell Libraries for Mobile Applications
2 Closing the Chip Architecture Implementation Feedback Loop Technical Paper Closing the Chip Architecture Implementation Feedback Loop Technical Paper
Webinar
序号 PDF 描述
1 Archived webinar - Start Your Project in the Right Direction with Pre-RTL Power Exploration Archived webinar - Start Your Project in the Right Direction with Pre-RTL Power Exploration
Datasheet
序号 PDF 描述
1 Cadence InCyte Chip Estimator Datasheet Cadence InCyte Chip Estimator Datasheet
2 Chipestimate.com Chipestimate.com
联系我们

联系我们

电话
+86 400 8830 393

传真
+86(755) 2674 4090

电邮
service_info@cogobuy.com

微信
芯云<cogocloud>

快速询价
快速询价
购买指引
购买指引
官方微信

官方微信

官方微信
返回顶部