欢迎光临科通芯城!

科通芯城,IC及其他电子元器件交易型电商平台100%正品保证!

Incisive Enterprise

Incisive Enterprise

  • 品牌:Cadence
  • 包装:--
  • 无铅情况/ROHS: --
  • 经营商:科通芯城自营
  • 描述:通过自动化测试平台的产生和重用来提高模块,芯片和系统验证的质量与效率。
  • 封装:--
  • 类别:功能验证
  • 价格 数量
  • ¥0.01 1-10
  • ¥0.01 11-99
  • ¥0.01 100 及以上
*如果所需数量大于此处所列数量或其他要求,请点击我要询价



Cadence® Incisive® Enterprise Specman Elite® Testbench uses executable specifications and designer-specified constraints to automate testbench generation, while simultaneously detecting misrepresentations of the specification. Its automated data and assertion checking speeds debug, while its functional coverage analysis capability drives verification using the metric-driven verification methodology.

Specman technology supports industry-standard verification languages and is compatible with the Open Verification Methodology (OVM), the (UVM), and the Reuse Methodology (RM), so you can quickly and easily integrate it with established verification flows. It also provides an environment for working with, compiling, and debugging testbench environments written in the language. With automated testbench generation, you can boost verification productivity at block, chip, and system levels.

To simulate an testbench with a design written in VHDL/Verilog, the Specman tool must be run in conjunction with a separate HDL simulator. While it supports co-simulation with industry-standard simulators such as Synopsys VCS or Mentor Questa, Specman technology is used most commonly with , where tighter product integration offers faster runtime performance and additional debug capabilities.

Specman Advanced Option
Available as an add-on to the Specman simulator, the Specman Advanced Option combines dynamic loading and reseeding techniques (both available in ) to greatly boost verification and debug productivity. Users can run a simulation up to a certain point, save its state, and resume it in multiple processes later on. Simulation states can be restored and reseeded to increase coverage, and new files can be dynamically loaded after restoring to guide future results.

Bypassing lengthy start-up functionality, the Specman Advanced Option allows users to quickly locate the most meaningful portion of their simulations; achieve higher functional coverage; reduce test development and debug cycles; reduce regression runs; and save hundreds of simulation hours.

Features/Benefits
  • Captures executable specifications to eliminate misrepresentations that lead to bug escapes
  • Leverages the e language’s unique aspect-oriented programming (AOP) capabilities for rapid environment construction, scalability, and reuse
  • The “IntelliGen” AOP constraint solver automates test generation with up to 5x faster runtime, unprecedented distribution control, and scalability for more than 1 billion logic gate devices
  • Automates data and assertion checking for faster debug
  • Tracks industry-standard coverage metrics (functional, transactional, HDL) for higher verification quality
  • Supports a proven metric-driven verification solution that applies UVM-MS for digital-centric mixed-signal verification to achieve first-pass success
  • Creates reusable sequences and multi-channel virtual sequences on top of an e verification environment
  • Comprehensive language support includes e, Open Verification Library (OVL), OVM class library, UVM class library, SystemC?, SystemVerilog, Verilog, VHDL, PSL, SVA, C/C++ models, MATLAB models, and analog models in Verilog-A, VHDL-A, wreal, and SPICE
  • Works with all major simulators, with a high-speed direct kernel interface when used inside Incisive Enterprise Simulato

Conference Paper
序号 PDF 描述
1 Apples versus Apples HVL Comparison Finally Arrives Conference Paper Presented at DVCon 2010 Apples versus Apples HVL Comparison Finally Arrives Conference Paper Presented at DVCon 2010
2 Mixed Signal Verification of Dynamic Adaptive Power Conference Paper Presented at DVCon 2010 Mixed Signal Verification of Dynamic Adaptive Power Conference Paper Presented at DVCon 2010
3 Where OOP Falls Short of Hardware Verification Needs Conference Paper Presented at DVCon 2010 Where OOP Falls Short of Hardware Verification Needs Conference Paper Presented at DVCon 2010
Success Story
序号 PDF 描述
1 Cadence and LSI Corporation Success Story Cadence and LSI Corporation Success Story
2 Cadence and Siemens Sucess Story Cadence and Siemens Sucess Story
3 Cadence and Texas Instruments Success Story Cadence and Texas Instruments Success Story
Application Note
序号 PDF 描述
1 Improving Verification Productivity through Adopting Dynamic Load and Reseed Methodology - Specman A Improving Verification Productivity through Adopting Dynamic Load and Reseed Methodology - Specman Advanced Option Application Note
Datasheet
序号 PDF 描述
1 Incisive Enterprise Specman Products Datasheet Incisive Enterprise Specman Products Datasheet
White Paper
序号 PDF 描述
1 Power-Aware Verification Spans IC Design Cycle White Paper Power-Aware Verification Spans IC Design Cycle White Paper
联系我们

联系我们

电话
+86 400 8830 393

传真
+86(755) 2674 4090

电邮
service_info@cogobuy.com

微信
芯云<cogocloud>

快速询价
快速询价
购买指引
购买指引
官方微信

官方微信

官方微信
返回顶部